



PHYS 231 - Dec. 4, 2023

Last Time: npn BJT



Submit final
project lab
notebook at
end of lab
on Thursday,
Dec. 7.

Transistor Current Switch



$$V_1 < 0.7 \text{ V}, \quad I_c = 0 \quad \left\{ \begin{array}{l} V_{\text{out}} = V_2 \end{array} \right.$$

$$V_1 > 0.7 \text{ V}, \quad I_c \neq 0 \quad \left\{ \begin{array}{l} V_{\text{out}} \approx 0 \end{array} \right.$$


If we set $V_2 = 5 \text{ V} \dots$

This circuit acts as a NOT gate

V_1	V_{out}
LO	HI
HI	LO

How to construct other gates?

Consider a series combination of two transistors.




A	B	Q_A	Q_B	I_C	V_{out}
0	0	OFF	OFF	0	1
0	1	OFF	ON	0	1
1	0	ON	OFF	0	1
1	1	ON	ON	$\neq 0$	0

$I_C \neq 0$ only when both Q_A & Q_B are conducting.

Transistor implementation
of a NAND gate.

To make an AND gate, consider moving the output.




A	B	Q _A	Q _B	I _c	V _{out}
0	0	OFF	OFF	0	0
0	1	OFF	ON	0	0
1	0	ON	OFF	0	0
1	1	ON	ON	≠ 0	1

$V_{out} = I_c R_E$

AND gate.


Let's try a parallel comb. of transistors...

$I_c = I_A + I_B$ is non-zero if either Q_A or Q_B conducting.



A	B	Q _A	Q _B	I _A	I _B	V _{out}
0	0	OFF	OFF	0	0	1
0	1	OFF	ON	0	≠ 0	0
1	0	ON	OFF	≠ 0	0	0
1	1	ON	ON	≠ 0	≠ 0	0

NOR gate.



Goal of ADC is to output a binary (digital) representation of an analog DC voltage.

If the V_{oc} is, for example, 5.3V, want to output:


5 ; 3
 0101 | 0011

0000	0
0001	1
0010	2
0011	3
0100	4
0101	5
0110	6
0111	7
1000	8
1001	9


Need 53 clock pulses to be passed to counter. Once reach desired no. of counts, block further clock pulses from reaching counter so that we read a stable output. Keep this state until a reset pulse clears the counter.

- ① Assume that counter just cleared by a reset pulse.
 - ② \bar{S} is HI, but was just pulsed LO. $\Rightarrow Q=1, \bar{Q}=0$
 - ③ Since $\bar{Q}=0$, transistor switch is not conducting & ramp gen. is producing a ramp.
 - ④ Initially, ramp input is less than V_{OC} . \therefore comparator output is HI.
 - ⑤ Squarewave continuously outputs stream of square waves.
- Initially, since $Q=1$, the NAND gate ⑤ passes clock pulse to counter & counter is actively counting
- ⑥ Eventually, the ramp output reaches V_{OC} which causes the comparator output HI \rightarrow LO.
 - ⑦ LO comparator output (\bar{R}) causes flip to change state $(Q, \bar{Q}) \rightarrow (0, 1)$

pulse gen.




ϕ
 $\bar{\phi}$




ramp gen.




comparator
(\bar{R})



square wave gen.



CLK input to counter



- ③ Now $\bar{Q} = 1$ which makes transistor conducting
s.t. ramp generator outputs zero.
- ④ Since ramp is zero, comparator output is
H again.
- ⑤ Since $Q = LO$, output of NAND is always H.
 \therefore Clock pulse not passed to counter
 \uparrow counter output is stable.